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High-Performance Complementary III-V Tunnel
FETs with Strain Engineering
Jun Z. Huang, Yu Wang, Pengyu Long, Yaohua Tan, Michael Povolotskyi, and Gerhard Klimeck
Abstract—Strain engineering has recently been explored to
improve tunnel field-effect transistors (TFETs). Here, we report
design and performance of strained ultra-thin-body (UTB) III-V
TFETs by quantum transport simulations. It is found that for
an InAs UTB confined in [001] orientation, uniaxial compressive
strain in [100] or [110] orientation shrinks the band gap mean-
while reduces (increases) transport (transverse) effective masses.
Thus it improves the ON state current of both n-type and p-type
UTB InAs TFETs without lowering the source density of states.
Applying the strain locally in the source region makes further
improvements by suppressing the OFF state leakage. For p-type
TFETs, the locally strained area can be extended into the channel
to form a quantum well, giving rise to even larger ON state
current that is comparable to the n-type ones. Therefore strain
engineering is a promising option for improving complementary
circuits based on UTB III-V TFETs.
Index Terms—Tunnel FETs (TFETs), strained TFETs, p-type
TFETs, ultra-thin-body (UTB) TFETs, complementary TFETs.
I. INTRODUCTION
ATUNNEL field-effect transistor (TFET) is a steep sub-threshold swing (SS) device that is promising in building
future low-power integrated circuits. But its drive current
(ION) is usually limited by the small tunnel probability [1]
leading to pronounced switching delay (CV/I). Various meth-
ods have been proposed to improve ION, such as the doping
engineering [2], [3], different channel materials (including low
band gap III-V materials and two-dimensional materials) [4],
broken/staggered gap heterojunction [4], [5], grading of the
source [6], resonant enhancement [7]–[9], and channel/source
heterojunctions [10], [11].
As a widely used technique to engineer electronic devices,
strain has also been employed to improve the performance of
silicon/germanium TFETs [12]–[14] and III-V materials (InAs
and InAs/GaSb) based nanowire TFETs [15]–[18]. These stud-
ies show that strain can reduce the band gap and/or effective
masses leading to improved tunnel probability. At the same
time, however, there are two side effects. One is that the
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direct source-to-drain tunneling and ambipolar leakage are also
increased. The other is that the valence band density of states
(DOS) is reduced, creating large source Fermi degeneracy
(the distance between Fermi level and valence band edge)
that degrades the SS toward thermal limit (60mV/dec). The
first one can be mitigated by using local strain, i.e., by
applying strain around the source only so that the band gap
and effective masses in the channel remains unchanged [14],
[19]. The second one has recently been addressed by lowering
the doping concentration in the source but maintaining a high
doping region next to the tunnel junction to shorten the tunnel
distance [20].
However, for experimentally more favorable ultra-thin-body
(UTB) III-V TFETs, strain engineering has not been studied
yet. UTB structures offer more design freedoms. For example,
by selecting (1¯10)/[110] instead of (001)/[100] as the confine-
ment/transport orientation, the tunnel probability of GaSb/InAs
heterojunction is increased due to the smaller band gap and
transport effective masses [10]. Besides, the effect of strain is
different if strain is applied in different directions [21].
Moreover, the efforts mentioned above mainly focus on
strained n-type TFETs (nTFETs). Strain effects on p-type
TFETs (pTFETs) still need to be explored as strain influences
conduction and valence bands differently. In fact, due to the
asymmetric conduction and valence band structures of III-
V materials, pTFETs behave differently from nTFETs. For
pTFETs, since the conduction band DOS is lower than valence
band DOS, the allowed source doping density in pTFETs
is lower than that of nTFETs. This leads to longer source
depletion region and consequently smaller ION [22], [23]. The
study in [24] shows that doping or heterojunction design in the
source can help to solve this problem.
In this paper, we systematically study globally and lo-
cally strained InAs UTB nTFETs and pTFETs using accu-
rate quantum transport simulations. Different types of strain
and crystal orientations are investigated. It is found that, by
selecting [001]/[100] orientation as the confinement/transport
direction and applying uniaxial compressive strain along the
transport direction, ION of both nTFETs and pTFETs can be
significantly improved. Furthermore, the improvement is more
pronounced for pTFETs, narrowing the performance gap be-
tween nTFETs and pTFETs. These make strain engineering a
promising technique for enabling low-power high-performance
complementary circuits based on III-V UTB TFETs.
II. SIMULATION METHOD
The devices are simulated using NEMO5 tool [25] with
Poisson equation and quantum ballistic transport equations
2TABLE I
MATERIAL PARAMETERS FOR INAS AT T=300K.
Eg (eV) ∆ (eV) Ep (eV) m∗e/m0 γ1 γ2 γ3
0.347 0.397 19.20 0.022 20.63 8.917 9.724
av (eV) ac (eV) b (eV) d (eV) C11
(GPa)
C12
(GPa)
C44
(GPa)
-1.00 -5.08 -1.8 -3.6 832.9 452.6 395.9
(quantum transmitting boundary method [26]) solved self-
consistently. Phonon scattering is excluded in this work since
it does not significantly impact the I-V characteristics of III-
V homojunction TFETs [15], [27]. As a widely used method
to study strained III-V materials, the eight-band k · p method
[28] is employed to obtain the device Hamiltonian. It is also
computationally more efficient than atomistic full-band tight
binding (TB) method especially when strain is included.
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Fig. 1. TB and KP calculations of E-k diagram for (a) bulk InAs, (b) a
5.4nm thick UTB InAs, and (c) a 3.0nm thick UTB InAs. Both UTBs are
confined in the [001] direction.
Since tunneling current is very sensitive to band structures,
the accuracy of k · p method needs to be validated. We first
extract the k · p band parameters from corresponding TB
(sp3d5s∗ basis with spin-orbit coupling) calculation of bulk
material. The TB parameters taken from [29] are fit to first-
principles density functional theory (DFT) band structures
as well as wave functions, and have been shown to be
transferrable to UTB structures [30]. The extraction procedure
can be found in [17]. The extracted k ·p parameters for InAs
used in this study are list in Table I. Note that the values of
deformation potentials and elastic constants (for calculating
Poisson ratio and converting stress to strain) are suggested
in [31]. As shown in Fig. 1 (a), for bulk InAs, the two
calculations match well around k = 0 as expected.
We then compare the confined band structures of InAs
UTBs calculated from both methods, as shown in Fig. 1 (b)
and (c). It is observed that the shapes of the band structures
are quite similar to each other around the band gap, for both
UTB thicknesses. The band edges and effective masses (which
are of great interest for TFETs) for different UTB thicknesses
are further calculated and plotted in Fig. 2. It is seen that the
k · p calculations match TB calculations quite well when the
UTB is thick. When the UTB becomes thinner, the results start
to diverge, especially for the hole effective mass. The general
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Fig. 2. TB and KP calculations of (a) conduction band edge (Ec) and valence
band edge (Ev), (b) electron effective mass (me*) and hole effective mass
(mh*) in the [100] direction, for different InAs UTB thicknesses. The UTBs
are confined in the [001] direction.
trend, i.e., the band gap and effective masses increase as UTB
thickness decreases, is captured by both methods.
III. STRAINED INAS UTBS
The benchmarked k · p method is then used to study the
properties of a 3.0nm thick InAs UTB under various strain
conditions. We consider the most common (001) oriented
wafer with a channel direction along [100] and [110]. Note that
the direction of the applied uniaxial strain is always aligned
with channel (transport) direction. The band structures are
plotted in Fig. 3, with their band gaps and effective masses
at the band edges summarized in Table II. Comparing biaxial
and uniaxial strain, we find that biaxial strain only slightly
changes the band gap or effective masses. The uniaxial strain,
instead, significantly modulates the band gap and effective
masses. The uniaxial tensile (compressive) strain increases
(decreases) transport masses meanwhile decreases (increases)
the transverse masses. Since tunneling probability is an expo-
nential function of the band gap and transport masses [32],
uniaxial compressive strain is expected to improve TFET ION
significantly. In addition, there is a large amount of valence
band edge shift under uniaxial compressive strain. Comparing
uniaxial compressive strain in the [100] and [110] orientations,
we find that [100] strain leads to larger reduction of band
gap and transport effective masses and thus is expected to
be the most effective in improving ION of TFETs. Thus [100]
uniaxial compressive strain is the focus of the remaining study.
IV. GLOBALLY STRAINED INAS UTB TFETS
At first, we study InAs UTB TFETs under global (or
uniform) strain. The device structures and parameters are
illustrated in Fig. 4. We consider 0.3V power supply, i.e.,
VDD = 0.3V . A lightly doped drain is employed for nTFETs
to suppress ambipolar leakage, while a moderately doped
source of pTFET is a trade off of Fermi degeneracy and
depletion length. Source and drain lengths are different since
lower doping density requires a longer depletion region to
reach charge neutrality. The confinement and transport ori-
entations are [001] and [100], respectively, with the uniaxial
compressive stress applied along [100] as explained above.
For high-performance (HP), low operating power (LOP), and
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Fig. 3. KP calculations of E-k diagram for a 3.0nm InAs UTB with 2% biaxial strain in the (001) plane (a), 2GPa uniaxial stress along [100] direction (b),
2GPa uniaxial stress along [110] direction (c). The confinement direction is along [001] for all cases. The unstrained cases are also shown for comparison.
TABLE II
BAND GAPS (EG) AND EFFECTIVE MASSES (m∗e FOR ELECTRON AND m∗h
FOR HOLE) EXTRACTED FROM FIG. 3. THE PERCENTAGES IN THE
PARENTHESES ARE THE CHANGES RELATIVE TO THE UNSTRAINED CASES.
2% Biaxial Eg (eV) m∗e
[100]
m∗e
[110]
m∗
h[100]
m∗
h[110]
No strain 0.7206 0.0558 0.0562 -0.1106 -0.1133
Tensile 0.7111
(-1.3%)
0.0577
(+3.4%)
0.0581
(+3.4%)
-0.1272
(+15.0%)
-0.1313
(+15.9%)
Compressive 0.7339
(+1.9%)
0.0546
(-2.2%)
0.0550
(-2.1%)
-0.1015
(-8.2%)
-0.1038
(-8.4%)
2GPa Uni-
axial [100]
Eg (eV) m∗e
[100]
m∗e
[010]
m∗
h[100]
m∗
h[010]
No strain 0.7206 0.0558 0.0558 -0.1106 -0.1106
Tensile 0.6398
(-11.2%)
0.0660
(+18.3%)
0.0477
(-14.5%)
-0.2917
(+163.7%)
-0.0663
(-40.1%)
Compressive 0.6595
(-8.5%)
0.0463
(-17.0%)
0.0636
(+14.0%)
-0.0587
(-46.9%)
-0.2386
(+115.7%)
2GPa Uni-
axial [110]
Eg (eV) m∗e
[110]
m∗e
[1¯10]
m∗
h[110]
m∗
h[1¯10]
No strain 0.7206 0.0562 0.0562 -0.1133 -0.1133
Tensile 0.6852
(-4.9%)
0.0620
(+10.3%)
0.0518
(-7.8%)
-0.3549
(+213.2%)
-0.0704
(-37.9%)
Compressive 0.7034
(-2.4%)
0.0502
(-10.7%)
0.0598
(+6.4%)
-0.0637
(-43.8%)
-0.2445
(+115.8%)
low standby power (LSTP) applications, IOFF is fixed to
1×10−1A/m, 1×10−3A/m, and 1×10−5A/m, respectively.
Fig. 4. Device structures of UTB nTFET (a) and pTFET (b) under global
uniaxial compressive strain. For nTFET, doping density of the source (drain)
is −5×1019cm−3 (+5×1018cm−3), Ls=10nm, Lg=20nm, and Ld=20nm.
For pTFET, doping density of the source (drain) is +1.5 × 1019cm−3
(−2×1019cm−3), Ls=20nm, Lg=20nm, and Ld=10nm. Channel (InAs UTB)
thickness is 3.0nm and equivalent oxide thickness (EOT) is 0.7nm, for both
devices. The Z direction is periodic.
A. N-Type TFETs
Fig. 5 compares the nTFETs without strain and with
2GPa/3GPa global uniaxial compressive stress. From (a), it is
found that the strain improves the turn-on characteristics, but
degrades the SS. As a result, as shown in (b), with fixed IOFF,
ION is improved for HP and LOP applications, but degraded
for LSTP application. For LOP application, ION is improved
from 32A/m to 69A/m (2GPa) and 87A/m (3GPa). As shown
in (c) and (d), the smaller band gap and transport effective
masses enabled by the uniaxial compressive strain enhance the
transmission, both above and below the channel conduction
band edge, leading to not only larger source-to-channel tunnel
current but also larger source-to-drain tunnel leakage.
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Fig. 5. (a) IDS-VGS curve (VDS = 0.3V ), (b)ION-IOFF plot, (c) band
diagrams at VGS = 0.2V , and (d) transmissions at VGS = 0.2V and
transverse kz = 0, of 2GPa and 3GPa globally strained nTFETs, in
comparison with the unstrained case. In (b), HP, LOP, and LSTP applications
are marked with dashed lines. In (c), the source and drain Fermi levels are
marked with dotted lines.
It should be noted that, different from the nanowire case [15]
where large source Fermi degeneracy is created by strain, the
source Fermi degeneracy for the strained cases here is only
about 0.05eV higher than the unstrained case so it does not
appreciably degrade the SS. This is because although the hole
transport effective mass is reduced by strain the hole transverse
effective mass is increased, as shown in Table II, and therefore
the source DOS is only slightly reduced.
4B. P-Type TFETs
Fig. 6 compares the pTFETs without strain and with
2GPa/3GPa global uniaxial compressive stress. Similar to the
n-type cases, the strain improves ION of pTFETs for both HP
and LOP applications, but degrades ION for LSTP application.
For LOP application, ION is improved from 5A/m to 19A/m
(2GPa) and 33A/m (3GPa). It is seen that the source Fermi
degeneracy does not change with the strain, as the density of
states (DOS) of the conduction band does not change much
with the strain (the electron transport mass decreases but the
electron transverse mass increases, as shown in Table II).
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Fig. 6. (a) IDS-VGS curve (VDS = −0.3V ), (b)ION-IOFF plot, (c) band
diagrams at VGS = −0.1V , and (d) transmissions at VGS = −0.1V
and transverse kz = 0, of 2GPa and 3GPa globally strained pTFETs, in
comparison with the unstrained case. In (b), HP, LOP, and LSTP applications
are marked with dashed lines. In (c), the source and drain Fermi levels are
marked with dotted lines.
V. LOCALLY STRAINED INAS UTB TFETS
Local (or non-uniform) strain can be used to overcome the
drawbacks of globally strained TFETs, i.e., large source-to-
drain and ambipolar leakage, and at the same time to retain
the advantages, i.e., large source-to-channel transmission. As
illustrated in Fig. 7, the local uniaxial compressive strain is
applied only to the source portion of nTFET and pTFET. For
pTFET, the locally strained region is slightly extended into the
channel to induce further improvement, as will be explained
in the following. The feasibility of fabricating such locally
strained TFETs has been discussed in [14].
Fig. 7. Device structures of UTB nTFET (a) and pTFET (b) under local
uniaxial compressive strain. The device parameters are the same as those in
Fig. 4. Note the difference of the strained areas.
A. N-Type TFETs
Fig. 8 compares nTFETs without strain and with
2GPa/3GPa local uniaxial compressive strain in the source.
It is found that the strain improves ION for all HP, LOP,
and LSTP applications. For LOP application, ION is improved
from 32A/m to 68A/m (2GPa) and 91A/m (3GPa), which is
similar to the global strain case. For LSTP application, ION is
improved from 15A/m to 29A/m (2GPa) and 38A/m (3GPa).
As shown in (c), the band gap and transport effective mass
decrease in the source, but remain unchanged in the channel.
As seen in (d), the source-to-channel tunnel probability still
increases, as in the global strain case; but the source-to-drain
leakage and ambipolar leakage are not affected, in contrast to
the global strain case.
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Fig. 8. The same plots as Fig. 5 but for locally strained nTFETs.
B. P-Type TFETs
Fig. 9 compares the pTFETs without strain and with
2GPa/3GPa local uniaxial compressive strain in the source
and in the 5nm/3nm extension region. It is found that the
strain improves ION for all HP, LOP, and LSTP applications.
For LOP application, ION is improved from 5A/m to 40A/m
(2GPa) and 94A/m (3GPa), larger than the improvement en-
abled by global strain. For LSTP application, ION is improved
from 3A/m to 30A/m (2GPa) and 68A/m (3GPa). Similar to
the locally strained nTFET cases, the source-to-channel tunnel
probability increases while the source-to-drain leakage and
ambipolar leakage are not infuenced. In addition, the source-
to-channel tunnel barrier thickness is further reduced by the
valence band discontinuity (between strained and unstrained
parts), similar to the channel heterojunction design [10]. For
nTFETs, unfortunately, we could not employ the same design,
i.e., extending the locally strained area into the channel and
make use of the conduction band discontinuity. This is because
the conduction band edge moves upward instead of downward
under uniaxial compressive strain. Thus, the improvement of
p-type cases is more significant than the n-type cases.
Fig. 10 (a) and (b) depict the local density of states (LDOS)
of the locally strained pTFET with 2GPa stress, around ON
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Fig. 9. The same plots as Fig. 6 but for locally strained pTFETs.
and OFF state, respectively. At ON state, the band discontinu-
ity forms a triangular quantum well, creating a resonant notch
state aligned with the channel valence band edge, enhancing
the transmission. At OFF state, the notch state lies outside the
quantum well, reducing the thermal emission induced leakage.
When the stress is increased from 2GPa to 3GPa, the band
discontinuity increases, and the extension region needs to be
reduced from 5nm to 3nm so as to avoid forming the notch
state inside the quantum well. The phenomenon has also been
observed in channel heterojunction TFETs [10].
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Fig. 10. LDOS (in logarithmic scale) of the locally strained pTFET with
2GPa stress, around ON state with VGS = −0.2V (a) and around OFF state
with VGS = 0.1V (b). Band diagrams (dashed lines) and contact Fermi levels
(solid lines) are superimposed. The notch states are highlighted with circles.
It should be mentioned that the local strain is assumed to
be abrupt in this study. In practice, there should be a transition
region between the strained and the relaxed portions, which
will smooth out the abrupt band profile and may change the
simulation results quantitatively. We have not performed such
kind of simulation since the actual strain profile depends on
specific strain implementation. Note that studies in [14], [19]
assume Gaussian strain profiles.
VI. CONCLUSION
Quantum ballistic transport simulations employing eight-
band k · p Hamiltonian are carried out to study strain effects
on UTB III-V TFETs. It is found, that for an InAs UTB
confined in the [001] orientation, uniaxial compressive stress
in the [100] orientation significantly reduces the band gap and
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Fig. 11. IDS-VGS characteristics (VDD = 0.3V ) of P and N type InAs UTB
TFETs before and after 3GPa local uniaxial compressive stress, at two IOFF
targets. (a) IOFF = 1× 10−5A/m, and (b) IOFF = 1× 10−3A/m.
transport masses, meanwhile increases the transverse masses,
and thus can be employed to improve InAs UTB TFETs.
Larger improvements can be obtained by applying the strain
locally in the source. As compared in Fig. 11, for an n-type
(p-type) InAs UTB TFET with 20nm channel length and 3nm
body thickness, at VDD = 0.3V and IOFF = 1×10−5A/m, the
strain improves ION from 15A/m (3A/m) to 38A/m (68A/m).
While at VDD = 0.3V and IOFF = 1×10−3A/m, it improves
ION from 32A/m (5A/m) to 91A/m (94A/m). The strain not
only improves ION of both n-type and p-type devices but also
narrows the performance gap between them. Therefore we
think strain engineering is a promising performance booster
for complementary circuits based on UTB III-V TFETs. This
study focuses on strain engineering of homojunction TFETs,
but it can be combined with heterojunction engineering and/or
doping engineering to further boost the performances.
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